{ "schema_version": 1, "builder_plan": { "scenario": "A self-hosted assistant is too expensive because its model uses most of the GPU memory.", "change": "Try the paper's supported lower-precision weights on a copy of your serving setup.", "baseline": "The same model at its original precision, on the same GPU.", "steps": [ "Locate the paper's implementation and check its license, model support, data needs, and hardware requirements. Stop here if you cannot obtain the required artifacts.", "Save a small set of representative product tasks and expected outcomes. Keep evaluation tasks out of any training or tuning, and choose quality and cost limits before running.", "Run the baseline and the proposed change on identical inputs. Keep other settings fixed and repeat paired runs to expose variation.", "Save per-task outputs, failures, timings, and all usage costs. Review regressions before expanding the test." ], "measure": "Peak memory, task pass rate, latency, and total serving cost at the same context and load.", "decision": "Keep the change only if it meets your preselected quality and latency limits and improves the metric you care about after setup and operating costs. Otherwise retain the baseline. This is an exploration plan, not a validated recommendation." }, "builder_review": null, "arxiv_id": "2610.03402", "title": "16-bit Precision of Convolutional Neural Networks on Microcontroller Units for 8-bit Costs", "summary": "The method replaces 8-bit integer quantization for neural network inference on Armv7E-M-class microcontrollers with 16-bit arithmetic that maps efficiently onto that architecture's SIMD instructions. It costs roughly double the per-weight and activation bit-width relative to 8-bit quantization, though the paper claims this is offset by instruction-level efficiency so that speed and energy are comparable or better. It can fail on hardware lacking the relevant 16-bit SIMD support, for models whose accuracy already tolerates 8-bit quantization (where the error reduction buys nothing), and outside the regression and classification tasks evaluated.", "rationale": "The reader operates a single 24 GB GPU or third-party APIs and does not deploy models to microcontrollers, so an MCU-specific 16-bit quantization scheme has no production applicability to their infrastructure.", "technique": "W16A16 16-bit MCU inference quantization", "family": "quantizacao", "recommendation": "nao_aplica", "published": "2026-10-02", "as_of": "2026-10-18", "editorial_status": "indexed", "source_url": "https://arxiv.org/abs/2610.03402", "independent_implementations": 0, "total_implementations": 0, "stars": 0, "citations": null, "claims": [ { "claim_id": "claim-01", "statement": "The method replaces 8-bit integer quantization for neural network inference on Armv7E-M-class microcontrollers with 16-bit arithmetic that maps efficiently onto that architecture's SIMD instructions. It costs roughly double the per-weight and activation bit-width relative to 8-bit quantization, though the paper claims this is offset by instruction-level efficiency so that speed and energy are comparable or better. It can fail on hardware lacking the relevant 16-bit SIMD support, for models whose accuracy already tolerates 8-bit quantization (where the error reduction buys nothing), and outside the regression and classification tasks evaluated.", "basis": "inferred", "result": "", "baseline": "", "conditions": "", "source_url": "https://arxiv.org/abs/2610.03402", "source_page": null, "source_excerpt": "" }, { "claim_id": "claim-02", "statement": "Approximately 10 times lower quantization error than 8-bit schemes, with similar or better inference time and energy consumption on Armv7E-M microcontrollers.", "basis": "inferred", "result": "", "baseline": "", "conditions": "", "source_url": "https://arxiv.org/abs/2610.03402", "source_page": null, "source_excerpt": "" } ], "exposure_map": [ { "dimension": "quality", "basis": "not_evaluated", "finding": "", "interpretation": "", "limitation": "", "next_check": "", "source_url": "", "source_page": null, "source_excerpt": "" }, { "dimension": "compute", "basis": "not_evaluated", "finding": "", "interpretation": "", "limitation": "", "next_check": "", "source_url": "", "source_page": null, "source_excerpt": "" }, { "dimension": "latency", "basis": "not_evaluated", "finding": "", "interpretation": "", "limitation": "", "next_check": "", "source_url": "", "source_page": null, "source_excerpt": "" }, { "dimension": "operations", "basis": "not_evaluated", "finding": "", "interpretation": "", "limitation": "", "next_check": "", "source_url": "", "source_page": null, "source_excerpt": "" }, { "dimension": "compatibility", "basis": "not_evaluated", "finding": "", "interpretation": "", "limitation": "", "next_check": "", "source_url": "", "source_page": null, "source_excerpt": "" }, { "dimension": "security", "basis": "not_evaluated", "finding": "", "interpretation": "", "limitation": "", "next_check": "", "source_url": "", "source_page": null, "source_excerpt": "" }, { "dimension": "data_and_training", "basis": "not_evaluated", "finding": "", "interpretation": "", "limitation": "", "next_check": "", "source_url": "", "source_page": null, "source_excerpt": "" }, { "dimension": "reproducibility", "basis": "not_evaluated", "finding": "", "interpretation": "", "limitation": "", "next_check": "", "source_url": "", "source_page": null, "source_excerpt": "" } ], "risks": [], "minimum_test": [], "open_questions": [], "independent_tests": [], "lab_reproductions": [], "report_available": false, "validation_tier": "unknown", "evidence_tier": "unknown", "infrastructure_basis": "unknown", "equations": [], "equations_status": "not_fetched", "core_kind": "", "equations_fetched_at": "", "equations_source_url": "", "equations_source_sha256": "", "exposures_reviewed_at": "", "exposures_source_sha256": "" }